HEX
Server: Apache/2.4.52 (Ubuntu)
System: Linux spn-python 5.15.0-89-generic #99-Ubuntu SMP Mon Oct 30 20:42:41 UTC 2023 x86_64
User: arjun (1000)
PHP: 8.1.2-1ubuntu2.20
Disabled: NONE
Upload Files
File: //usr/lib/modules/5.15.0-89-generic/kernel/drivers/fpga/altera-pr-ip-core.ko
ELF>)@@$#GNU8:<�g:EG�%���l��LinuxLinux�H��(H��P�����t|v��uz����u
���������1�H���H����HE΍�UH��I�H��VH���E���E����1�H���D�I��H��(H����UI��H��H����H�J�H��I��H��I��L�DH�7��H��L9�u�I����H��t'H��t9H��t'L������]��	�����D���H�C�����H�C�����C��H�%�����E1�릸���D�U��
H��AUATI��SH���H��tuI��H�D�Kf�I�t$PH��uI�4$L��H��L���H��H��tAL���[A\A]]�E��H�A��L��A��H��H��A���뗸��ff.���UH��(H���H�H�����H����B1�]�D�UH��AVI��AUL�oATI��S1����uT����CA9\$���I��(H��P����t�v˃�u7H��L���1�[A\A]A^]����w�����t"I�H�H��L����q�����	H���	H��1�H��H��H��H�������H��H��H�������H��L���������I��L��H�H���������I��L��H�H���������I��L��H�H���������alt_pr_registerpr errorcrc errorbad bitsunknown%s status=%d start=%d
altera_pr_ip_coreencountered error code %d (%s) in %s()
%s Partial Reconfiguration flag not set
%s Partial Reconfiguration already started
successful partial reconfiguration
timed out waiting for write to complete
drivers/fpga/altera-pr-ip-core.calt_pr_fpga_statealt_pr_fpga_write_initalt_pr_registerlicense=GPL v2description=Altera Partial Reconfiguration IP Coreauthor=Matthew Gerlach <matthew.gerlach@linux.intel.com>srcversion=3F3C29B3A4FC2AC9C706A53depends=fpga-mgrretpoline=Yintree=Yname=altera_pr_ip_corevermagic=5.15.0-89-generic SMP mod_unload modversions ��Lmodule_layoutn��devm_fpga_mgr_create����__const_udelay�9�[__x86_return_thunk����devm_fpga_mgr_register7�z�_dev_err��@�_dev_info�m��__fentry__�e�__dynamic_dev_dbg+��devm_kmalloc�altera_pr_ip_coreGCC: (Ubuntu 11.4.0-1ubuntu1~22.04) 11.4.0GCC: (Ubuntu 11.4.0-1ubuntu1~22.04) 11.4.0��tt�|{ 
�{ �{ �{ �{ �{ | %| ?| ]| r| 	�| 
�| �| �| 
@}�|  } @} `4} /��S�u�);@��PT��B} 	HS} ;�*D�@�#F��g} I���K�r} M�@{} O���} Q��+��
?�
=�B�C��} 0�PT�@�} m��*=���} S���} T�׉S@A�
B�E�
B�H�;>�G�
B�;J�
B�SL�
B�H�N�
B�P��} �} �} @R�@��} ��SU�
PT���S�} W�
+d	B�0$H��} Y�
+d	B�u�);~ [�
+d	B�0$H�u�);~ ]�
=�+d	B�5~ _�
�]a�

b�fpga_mgr_statesFPGA_MGR_STATE_UNKNOWNFPGA_MGR_STATE_POWER_OFFFPGA_MGR_STATE_POWER_UPFPGA_MGR_STATE_RESETFPGA_MGR_STATE_FIRMWARE_REQFPGA_MGR_STATE_FIRMWARE_REQ_ERRFPGA_MGR_STATE_WRITE_INITFPGA_MGR_STATE_WRITE_INIT_ERRFPGA_MGR_STATE_WRITEFPGA_MGR_STATE_WRITE_ERRFPGA_MGR_STATE_WRITE_COMPLETEFPGA_MGR_STATE_WRITE_COMPLETE_ERRFPGA_MGR_STATE_OPERATINGfpga_image_infoenable_timeout_usdisable_timeout_usconfig_complete_timeout_usfirmware_namefpga_manager_opsinitial_header_sizewrite_initwrite_sgwrite_completefpga_removefpga_managerref_mutexcompat_idmopsfpga_compat_idid_hid_lalt_pr_privalt_pr_registeralt_pr_fpga_write_completealt_pr_fpga_writealt_pr_fpga_write_initalt_pr_fpga_statealtera-pr-ip-core.ko���o
{#�2�?�X�	n���7�������0.��@8X`Hc@n ;�0B� �`��r���3B9�p�/<�J�y�`r}�����__UNIQUE_ID_srcversion123__UNIQUE_ID_depends122____versions__UNIQUE_ID_retpoline121__UNIQUE_ID_intree120__UNIQUE_ID_name119__UNIQUE_ID_vermagic118_note_9_note_8__kstrtab_alt_pr_register__kstrtabns_alt_pr_register__ksymtab_alt_pr_registeralt_pr_fpga_state__func__.0alt_pr_fpga_state.coldalt_pr_fpga_write__UNIQUE_ID_ddebug184.3alt_pr_ops__func__.2alt_pr_fpga_write_initalt_pr_fpga_write_init.cold__func__.1alt_pr_fpga_write_completealt_pr_fpga_write_complete.cold__UNIQUE_ID_license188__UNIQUE_ID_description187__UNIQUE_ID_author186devm_kmalloc__this_module__crc_alt_pr_register__dynamic_dev_dbg__fentry___dev_info_dev_errdevm_fpga_mgr_register__x86_return_thunk__const_udelaydevm_fpga_mgr_create'��������,+��������:+��������C��������IR
[	e{��)���������+���������+����������'��������0+��������g+��������q'���������#���������`�-���������*���������+���������@�$�&��������!'��������5,FMW+��������a'���������,���������n���(���������+��������������)���������
oo',o7 >(C)��������MQX _Xd)��������nQu�})��������������)��������������)������������	�)���������"
%�p  `hx ���`+9��/f�V ���*;@�$.symtab.strtab.shstrtab.note.gnu.build-id.note.Linux.rela.text.rela.text.unlikely.rela__ksymtab_gpl.rela__kcrctab_gpl__ksymtab_strings.rodata.str1.1.rodata.str1.8.rela__mcount_loc.rela.rodata.modinfo.rela.return_sites__versions.rela__jump_table.data.rela__dyndbg.gnu.linkonce.this_module.bss.comment.note.GNU-stack.BTF.gnu_debuglink@$.d0?�:@� !J�E@�!!^�Y@�$H!q�l@(%!	2��2�M�28�9(�@@%x!��� �@�%`!�(�:$�@&�!�`� ��
�@�&H!�
�
8
@8'`!@�@5�:0�XCSWXp�P""	���'g0��	*�H��
���0��1
0	`�He0	*�H��
1�o0�k0F0.1,0*U#Build time autogenerated kernel key5�y�>?������$0	`�He0
	*�H��
��I�_]�����ҭEZ7�L�p������"䊠���;�"�(���	T؏CL��N#��֯�
R���_�՚�����;��3L�ef���6O�����6��zm.��#7HL?��	1�5�����	��`P��z$OE�D�/��7��v�f�	��9�A�g�؃���H�$���s�0rJ
a?�[+���Y�0ʄ4��Ժ�'�c��z��
��ҦP�R�70�>\	��+n�Oq����t�LI�@�R�xn~�!�6�X�Pl�.f����-Dft�A�/ˡ
�ި�u;��g$��	Uۊ;�ͷ�b}���#h��G�Qm�BTG��^W��G�k��BD��;x�|�b�,XF��m�0�
yDrhU��X��8ަ>�o������CaQ�#v�E��7��ʄ:���;ભE�,n.{Z�J׬\�q�	#:�B"��Ƀ�5��Q�:r�Uw��D�rO���Œ�Z��}[�'�HI��~Module signature appended~